-
1 functionality level
рівень функціональних можливостейEnglish-Ukrainian dictionary of microelectronics > functionality level
-
2 level
1. ім.1) рівень2) ступінь (напр. інтеграції)2. дієсл. вирівнювати, розрівнювати - acceptor energy level
- algorithmic level
- allowed level
- automation level
- behavioral level
- chip complexity level
- chip level
- circuit level
- circuit complexity level
- complexity level
- concentration level
- confidence level
- damage level
- dc level
- deep level
- defect level
- degenerate level
- discrete energy level
- discrete level
- donor energy level
- doping level
- dynamic level
- electrical level
- electron quasi-Fermi level
- empty level
- filled level
- functional level
- functionality level
- gate level
- hole quasi-Fermi level
- impurity level
- input level
- integration level
- interconnection level
- logic level
- logical one level
- logical zero level
- logic gate level
- mask level
- masking level
- metallization level
- noise level
- occupied level
- register transfer level
- resistivity level
- saturation level
- shallow level
- sheet-resistance level
- steady-state level
- submicron level
- superficial level
- switch level
- transistor switch level
- trapping level
- TTL level
- two-resist level
- unfilled level
- unknown logic level
- vacant level
- wafer level
См. также в других словарях:
Functionality Equivalence Verification — is a technique used to prove that code modifications like code optimization, code restructure and dead code removal will not cause for any functionality change. This heuristic approach to testing functionality differs from both regression tests… … Wikipedia
Level sensor — Level sensors are used to detect liquid level. The liquid to be measured can be inside a container or can be in its natural form (e.g. a river or a lake). The level measurement can be either continuous or point values. Continuous level sensors… … Wikipedia
Functionality assurance — In computers, functionality assurance is a form of continuous testing to assure a working system remains functional.From a technology risk point of view, there are a number of long term risks (difficult to envisage) that might result in… … Wikipedia
Integrating functionality — is a process of modifying an existing design to increase the list of functional capabilities. The goal of such a process is to create products and devices with broad applications. This process starts with analyzing a number of similar devices and … Wikipedia
High-level synthesis — (HLS), sometimes referred to as C synthesis, electronic system level (ESL) synthesis, algorithmic synthesis, or behavioral synthesis, is an automated design process that interprets an algorithmic description of a desired behavior and creates… … Wikipedia
High-level emulation — (HLE) is an approach for construction of emulators, specifically of video game console systems. In HLE, instead of trying to accurately recreate the hardware, to create a platform on which the native code can be run, the effort focuses on… … Wikipedia
Multiple Single-Level — or Multi Security Level (MSL) is a method of separating different levels of data by using separate PCs or virtual machines for each level. It aims to give some of the benefits of Multilevel security without needing special changes to the OS or… … Wikipedia
Aggregate Level Simulation Protocol — The Aggregate Level Simulation Protocol (ALSP) is a protocol and supporting software that enables simulations to interoperate with one another. Replaced by the High Level Architecture (simulation) (HLA), it was used by the US military to link… … Wikipedia
Bull's eye level — A Bull s eye level is a type of spirit level that allows for the leveling of planes in two dimensions both the pitch and roll in nautical terms. Standard tubular levels only consider one dimension. Bull s eye levels are used primarily by… … Wikipedia
Transaction-level modeling — (TLM) is a high level approach to modeling digital systems where details of communication among modules are separated from the details of the implementation of functional units or of the communication architecture. Communication mechanisms such… … Wikipedia
Electronic system level — (ESL) design and verification is an emerging electronic design methodology that focuses on the higher abstraction level concerns first and foremost. It is defined in the ESL Design and Verification book [Brian Bailey, Grant Martin and Andrew… … Wikipedia